

Figure 1

FIG. 2 is a block diagram of an ATM module 101. The module 101 includes a State RAM Data memory 112, an AAL5 Module 105, an AAL2 Module 102, a Cell Buffer 104, and an ATM Processor 120. The module 101 is connected to a UTOPIA L2 108 and a Cell DMA I/F 106. The module 101 is also connected to a Chip/Peripheral Interconnect Module 140. The module 101 is connected to an External I/F 145. The module 101 is connected to a VBus for peripheral interconnect and a PCI/XBus for external.

ATM Module 101




Figure 2

FIG. 3 is a block diagram of an ATM processor 120, showing the internal components and their interconnections. The processor includes a Peripheral or Chip Interconnect, State RAM, Data Memory, Program Memory, PDSP, Register Block, TX Scheduler, Look-up Table, and Host I/F. The components are interconnected via a Memory Bus, Register I/F, and Register Bus.

ATM Processor 120




Figure 3




Figure 4




Figure 5




Figure 7




Figure 6A




Figure 6B




Figure 8